verilog HDLBits刷题[Finite State Machines]“Fsm serialdata”---Serial receiver and datapath
1、题目
See also: Serial receiver
Now that you have a finite state machine that can identify when bytes are correctly received in a serial bitstream, add a datapath that will output the correctly-received data byte. out_byte needs to be valid when done i…